After Design our Verification Team writes the Test bench, functional simulation verifies logical behavior and its implementation based on design entry; extensively verify all standard simulation, using Monitor, Scoreboard and standard UVM or OVM methodologies.

Involve in Validating design for all of its kind of Pre-si validation checks along with all DFT checks, Static like CDC, lint and Dynamic checks.